# Third Semester B.E. Degree Examination, June/July 2018 <br> Analog Electronic:s Circuits 

lime: 3 hrs.
Max. Marks: 100

## Note: Answer Five full questions, selecting atleast TWO questions from each part.

## PART-A

1 a. Assuming an ideal diode, shetch $v_{i}, v_{d}$ and $i_{d}$ for half-wave rectifier of Fig. 1(a). The input is a sinusoid with frequency 50 Hz .


Fig.Q|(a)
b. Determine $v_{\text {for }}$ for the network shown in Fig. Ql(b).
(06 Maris)

c. Sketch for the network shown in Fig. (Q) (c).
(06 Marks)


2
a. Using exact analysis, obtain the Q-point values for the voltage-divider bias circuit.
(08 Marks)
b. Obtain the expression for $S\left(\mathrm{I}_{\mathrm{c} 0}\right)$ for an emitter-bias circuit and determine its value for the circuit with $R_{B}=470 \mathrm{k} \Omega . \mathrm{R}_{\mathrm{B}}=2.2 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=3.3 \mathrm{k} \Omega . \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ and $\beta=100 . \quad$ ( 06 Marks)
c. For the circuit shown in Fig. Q2(c). determine the values for $\mathrm{R}^{\text {a }}$ and $\mathrm{R}_{\mathrm{C}}$.


Fig. (Q2(c)

3 a. Derive the equations for $Z_{i}$. $Z_{0}$ and $\Lambda_{\vee}$ for fuily by passed common emitter RC-coupled amplifier.
(08 Marks)
b. Compare $Z_{i} . Z_{0}$ and $\Lambda_{v}$ of a RC coupled amplifier with emitter follower and explain why emitter follower is called as impedance matching network. (06 Marks)
c. For the circuit shown in Fig.Q3(c), find $Z_{i}, Z_{0}$ and $A_{V}$.


4 a. Draw the frequency of RC coupled amplifier and explain high-pass action at low frequencies and low-pass action at high frequencies with rele vant equations and Bode plots.
(08 Marks)
b. Draw the high frequency equivalent circuit for RC woplad amplifier and biain expressione for $f_{11}$ and $f_{110}$.
(06 Marks)
c. Determine $f_{C_{S}}$ and $f_{C_{C}}$ for circuit with.
$C_{S}=10 \mu \mathrm{~F}, \mathrm{C}_{1}=20 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{C}}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega, \mathrm{R}_{1}=40 \mathrm{k} \Omega, \mathrm{R}_{2}=10 \mathrm{k} \Omega . \mathrm{R}_{\mathrm{E}}=2 \mathrm{k} \Omega$.
$\mathrm{R}_{\mathrm{C}}=4 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{l}}=2.2 \mathrm{k} \Omega, \beta=100, \mathrm{r}_{0}=\infty, \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$.
(06 Marks)

PART - B
5 a. Explain the advantages of employing negative feedback in an amplifier.
(06 Marks)
b. Derive an equation for $Z_{i}$ and $A_{v}$ for a Datington emitter follower.
(08 Marks)
c. For cascaded stages shown in Fig. Q5(c). determine :
i) Loaded gain for each stage
ii) Total gain for the system $A_{v}$ and $A_{v s}$.
(06 Marks)


Iig.Q5(c)

## For More Question Papers Visit - www.pediawikiblog.com1 0ES32

6 a. Derive the expression for maximum percentage efficiency for a seriesfed class-A power amplifier.
(08 Marks)
b. Calculate the second harmonic distortion for an output waveform with $\mathrm{V}_{\mathrm{CE}}^{\mathrm{Q}}=10 \mathrm{~V} \cdot \mathrm{~V}_{\mathrm{CE}_{\text {min }}}=1 \mathrm{~V} \cdot \mathrm{~V}_{\mathrm{CE}}=18 \mathrm{~V} . \quad$ (06 Marks)
c. Draw the circuit of a class-B pusin-pull amplifier and explain the working. Explain why cross-over distortion occurs in class-B and how it is overcome.
(06 Marks)

7 a. With a neat circuit diagram, explain the principle of operation of RC phase-shift oscillator with necessary equations.
b. Explain the working of transistor crystal oscillator in series resonant mode.
c. Design a Weinbridge oscillator for a frequency of 4 KHz .

8 a. Derive equations for $Z_{\mathrm{i}}, Z_{0}$ and $\Lambda_{v}$ for JFET fixed bias configuration, with source resistor bypassed.
(08 Mar'ss)
b. For JFET amplifier shown in Fig.Q8(b), find $Z_{i}, Z_{0}$ and $A_{8}$
(08 り, raths)

c. Explain the graphical determination of $g_{m}$.
(04 Marks)

# Third Semester B.E. Degree Examination, June/July 2019 Analog Electronic Circuits 

Time: 3 hrs.
Max. Marks: 100

## Note: Answer any FIVE full questions, choosing <br> ONE full question from each module.

## Module-1

1 a. With a neat circuit diagram, explain Emitter stabilized bias circuit, write the necessary equation.
b. Determine output voltage for the following circuit in Fig.Q.(b). Assume $f=1000 \mathrm{~Hz}$ and ideal diode.
(06 Marks)


Fig.Q.1(b)
c. Derive the expression for stability factors of fixed bias circuit with respect to $I_{C O}, V_{B 1}, \beta$ and draw the circuit diagram.
(06 Marks)

## OR

2 a. Explain the circuit of a transistor switch being used as an inverter.
(06 Marks)
b. Determine the voltage $V_{C E}$ and the current $I_{C}$ for the voltage divider configuration Given: $\mathrm{R}_{1}=39 \mathrm{~K} \Omega, \mathrm{R}_{2}=3.9 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{C}}=10 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{E}}=1.5 \mathrm{~K} \Omega, \mathrm{C}_{\mathrm{F}}=50 \mu \mathrm{~F}, \mathrm{~B}=100, \mathrm{~V}_{\mathrm{BE}}=0.7$.
c. Sketch the output waveform for the network shown in Fig.Q.2(c). If the peak value of the (08 Mark) input if 15 V and draw the transfer characteristics.
(06 Marks)


Fig.Q.2(c)

## Module-2

a. With a neat circuit diagram, derive an expression for $Z_{i}, Z_{0}$ and $A_{v}$ of fixed bias circuit using $\mathrm{r}_{\mathrm{c}}$-model.
(08 Marks)
b. For the Emitter follower network shown in-Fig.Q.3(b). Determine $r_{i}, Z_{i}, Z_{0}$ and $A_{v}$.
(06 Marks)


Fig.Q.3(b)
c. Prove that Miller effect of input capacitance $\mathrm{C}_{\mathrm{Mi}}=\left(1-\mathrm{A}_{v}\right) \mathrm{C}_{\mathrm{f}}$ and output capacitance $C_{\text {Vo }}=\left(1-\frac{1}{A_{v}}\right) C_{r}$.
(06 Marks)

OR
4 a. For the following circuit determine $Z_{i}, Z_{0}, A_{v}, A_{i} \quad h_{f b}=-0.99, h_{i b}=14.3 \Omega$.
(08 Marks)


Fig.Q.4(a)
b. What are the advantages of $h$-parameters?
(06 Marks)
c. Define h-parameters and obtain h-parameter equivalent circuit of CE configuration.
(06 Marks)

## Module-3

5 a. Obtain expression for voltage gain, current gain, input and output impedance of a Darlington Emitter follower circuit. Draw necessary equivalent circuit
(12 Marks)
b. With a neat block diagram, obtain expression for $Z_{\text {if }}$ and $Z_{0}$ for voltage series feedback amplifier.
(08 Marks)

## OR

6 a. Explain the general characteristics of negative feedback amplifier.
(08 Marks)
b. Explain the need of cascading amplifier. A given amplifier arrangement has the following gains. $A v_{1}=10, A v_{2}=20$ and $A v_{3}=40$. Calculate overall voltage gain and total voltage gain in dB .
c. With a simple block diagram, explain the concept of feedback amplifier.
(06 Marks)
(06 Marks)

## Module-4

7 a. With a neat circuit diagram, explain the operation of a class B push pull power amplifier and maximum conversion efficiency is $78.5 \%$.
(08 Marks)
b. With a neat circuit diagram, explain the operation of RC-phase shift oscillator using BJT and write $f_{\text {osc }}$ equation.
(06 Marks)
c. A series fed class A amplifier as shown in Fig.Q.7(c). Operates from a DC source and applied sinusoidal input signal generates peak base current 9 mA . Calculate $I_{C O}, V_{c c o} . P_{\text {do }}$, $P_{a c}$ and efficiency.
(06 Marks)


Fig.Q.7(C)

## OR

8 a. The frequency selective circuit arms of whin bridge oscillator uses $\mathrm{C}_{1}=\mathrm{C}_{2}=0.001 \mu \mathrm{~F}$, $\mathrm{R}_{1}=10 \mathrm{~K} \Omega$ while $\mathrm{R}_{2}$ is kept variable. The frequency is to be varied from 10 Hz to 50 kHz by varying $R_{2}$. Find the range of $R_{2}$.
b. With a neat circuit diagram, explain the operation of a transformer coupled class A power amplifier and prove that conversion efficiency is 50\%.
(08 Marks)
c. With a neat circuit diagram, explain the working principle of crystal oscillator in series resonant mode.
(06 Marks)

## Module-5

9 a. Explain the operation of JFET amplifier using fixed bias. Draw the JFET small signal model and derive the expression for $Z_{i}, Z_{0}$ and $A_{v}$.
(06 Marks)
b. Explain the construction, working and characteristics of n-channel enhancement type MOSFET.
c. Determine the following for network shown in Fig. Q. 9 ( c$) \mathrm{V}_{\mathrm{Gs},}, \mathrm{V}_{\mathrm{DS}}, \mathrm{V}_{\mathrm{s}}, \mathrm{V}_{\mathrm{i}}, \mathrm{V}_{\mathrm{D}}$. (06 Marks)


Fig.Q.9(c)

## For More Question Papers Visit - www.pediawikiblog.com

OR
10 a. Compare FET over BJT.
(06 Marks)
b. With a neat diagrams, Explain the construction, working and characteristics of n-JFET's.
(08 Marks)
c. Design the fixed bias network as shown in Fig.Q.10(c) having an a.c. gain of 10 . Determine the value of $\mathrm{R}_{\mathrm{D}}$.


Fig.Q.10(c)

## Third Semester BE Degree Examination March 2021 (CBCS Scheme)

Sub: Analog Electronics<br>Q P Code: $\mathbf{6 2 3 0 2}$

Instructions: 1. Answer five full questions.
2. Choose one full question from each module.
3. Your answer should be specific to the questions asked.
4. write the same question numbers as they appear in this question paper.
5. Write Legibly

$$
\text { Module - } 1
$$

1 a Compare the characteristics of $\mathrm{CB}, \mathrm{CC}$ and CE configuration with necessary circuits and represent them in re model.
b What is transistor biasing? Explain the fixed bias circuit with relevant equations and circuit

## Or

2 a Derive an expression for $\mathrm{Av}, \mathrm{Zi}, \mathrm{Zo}$ for emitter follower circuit using re model.
b Determine the values of R1 and Rc for voltage divider bias circuit with $\mathrm{Vcc}=20 \mathrm{~V}$, $\mathrm{R} 2=22$ $\mathrm{K} \Omega, \mathrm{R}_{\mathrm{E}}=1 \mathrm{~K} \Omega$ and $\mathrm{I}_{\mathrm{C}}=2.5 \mathrm{~mA}$

Module - 2
3 a Explain low frequency response of FET amplifier and derive an expression for cut off frequencies defined by input and output circuits.
b Determine the lower cut off frequency for the FET amplifier using the following parameters 10 marks $\mathrm{C}_{\mathrm{G}}=0.01 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{C}}=0.5 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{S}}=2 \mu \mathrm{~F}$ Rig $=10 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{D}}=4.7 \mathrm{~K} \Omega, \mathrm{Rs}=1 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{~K} \Omega$, $\mathrm{I}_{\mathrm{DSS}}=8 \mathrm{~mA}, \mathrm{Vp}=-4 \mathrm{vr}_{\mathrm{d}}=\infty \Omega, \mathrm{V}_{\mathrm{DD}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{GSQ}}=-2 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=2 \mathrm{~mA}$

Or
4 a Derive an expression for Zi and $\mathrm{Zo}, \mathrm{Av}$ for common gate configuration for JFET.
b For JFET/voltage divider bias calculate $\mathrm{Zi}, \mathrm{Zo}$ and Av and also find Vo if $\mathrm{Vi}=25 \mathrm{mV}(\mathrm{rms}) \quad 10$ marks


5 a Consider common drain amplifier circuit with $\mathrm{gm}=1 \mathrm{~m} \mathrm{~A} / \mathrm{V}$ and ro=150 $\mathrm{K} \Omega$ let $\mathrm{Rsig}=1 \mathrm{M} \Omega$ and $R_{L}=15 \mathrm{~K} \Omega$ find Rin, Rout , Av and Gv
b From small signal operation of an amplifier derive an expression for DC bias point, signal 10 marks current in Drain terminal ( $\mathrm{i}_{\mathrm{D}}$ ), voltage gain and trans conductance

## Or

6 a Explain CS amplifier with necessary circuit and equations with and without source resistance
b Explain the different types of internal capacitances in MOSFET and explain the gate capacitive effect.

## Module-4

7 a For a voltage series feedback amplifier topology. Obtain an expression for Av, Rif and Rof.
b A crystal oscillator has $\mathrm{L}=0.334 \mathrm{H}, \mathrm{C}=0.065 \mathrm{pF}, \mathrm{C}_{\mathrm{M}}=1 \mathrm{pF}, \mathrm{R}=5.5 \mathrm{~K} \Omega$ calculate its series and parallel resonating frequency and find Q of the crystal

## Or

8 a Briefly explain Barkhausen criterion for oscillations and explain RC phase shift oscillator with necessary circuit and equations
b With neat circuit diagram explain the operation of BJT colpitts oscillator.

## Module - 5

9 a With neat circuit diagram, explain the operation of a transformer coupled class A power amplifier.
b Derive an expression for second harmonic distortion in power amplifier using 3-point method.

## Or

10 a With neat circuit diagram explain the operation of a class B push pull power amplifier and 10 marks derive its conversion efficiency..
b Briefly explain series voltage regulator and shunt voltage regulator with necessary block 10 marks diagrams.

Third Semester B.E. Degree Examination, Dec.2019/Jan. 2020 Analog Electronic Circuits

Time: 3 hrs.
Max. Marks: 100
Note: Answer any FIVE full questions, choosing ONE full question from each module.

## Module-1

1
a. Derive an expression for $\mathrm{S}_{\mathrm{Ico}}$ and $\mathrm{S}_{\mathrm{VB}}$ of collector to base bias circuit.
(08 Marks)
b. Design a suitable Clipper circuit to the output shown in Fig Q1(b). Assume silicon diode.


Fig $\mathrm{Ql}(\mathrm{b})$
(05 Marks)
c. Find $\mathrm{I}_{\mathrm{c}}, \mathrm{V}_{\mathrm{E}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ for the circuit shown in Fig $1(\mathrm{c})$. Assume silicon transistor with $\beta=60$.


Fig Q1(c)
(07 Marks)
OR
2 a. Explain how a transistor can be used as a switch.
(07 Marks)
b. Determine $\mathrm{I}_{\mathrm{E}}, \mathrm{I}_{\mathrm{B}}, \mathrm{V}_{\mathrm{CE}}, \mathrm{V}_{\mathrm{CB}}, \mathrm{V}_{\mathrm{C}}$, and $\mathrm{V}_{\mathrm{E}}$ for the network shown in Fig Q2(b). Assume silicon transistor with $\beta=60$.


Fig Q2(b)
(07 Marks)
c. Determine $\mathrm{V}_{\mathrm{o}}$ for the network shown in Fig Q2(c) the frequency of $\mathrm{i} / \mathrm{p}$ signal is 1 KHz . Assume ideal diode.


Fig Q2(c)
(06 Marks)

3 a. For the network shown in Fig Q3(a) determine $z_{i}, z_{o}, A_{v}$ and $A_{I}$


Fig Q3(a)

$$
\begin{aligned}
& \text { Lfe }=120 \\
& \text { hie }=1.175 \mathrm{kN} \\
& \text { hoe }=20 \mathrm{~mA} / \mathrm{V}
\end{aligned}
$$

(08 Marks)
b. Derive an expression for $z_{i}, z_{\mathbf{c}}, A_{v}$ for emitter follower configuration using approximate hybrid model.
(08 Marks)
c. Obtain the expression for Miller $i / p$ capacitance.
(04 Marks)
OR
4 a. Draw the complete hybrid equivalent model of a transistor. Derive an expression for $z_{i}, z_{0}$, $\mathrm{A}_{1}$ and $\mathrm{A}_{4}$.
( 10 Marks)
b. For the common base amplifier shown in Fig Q4(b), determine: i) $z_{i}$
ii) $A_{I}$
iii) $A_{V}$. Give hie $=1.6 \mathrm{k} \Omega$, hfe $=110$, hre $=2 \times 10^{-4}$, hoe $=20 \mu \mathrm{~A} / \mathrm{v}$.


Fig Q4(b)
(10 Marks)
Module-3
a. For the Darlington emitter, follower shown in Fig Q5(a)
i) Calculate the dc bias voltages $V_{B}, V_{E}, V_{c}$ and currents $I_{B}$ and $I_{C}$
ii) Calculate the $i / p$ and $o / p$ impedances
iii) Determine the voltage and current gains
iv) The ac $o / p$ voltage for $V_{i}=120 \mathrm{mV}$.


Fig Q5(a)
(10 Marks)
b. For the cascaded arrangement shown in Fig Q5(b), calculate :
i) The loaded voltage gain of each stage
ii) The total gain of the system $A_{v}$ and $A_{v 1}$
iii) The loaded current gain of each stage
iv) The total current gain of the system.


Fig Q5(b)
(10 Marks)

## For More Question Papers Visit - www.pediawikiblog.com <br> OR

6 a. List the advantages of negative feedback.
(10 Marks)
b. Derive an expression for input resistance of current series and current shunt feedback amplifier.
(04 Marks)
c. Negative feedback to be used to reduce noise from an amplifier by $90 \%$ i) what mast the percentage negative feedback to accomplish this, if the initial voltage gain is 50 ?
ii) What will be the voltage gain with feedback.
(06 Marks)

## Module-4

7 a. Derive an expression for frequency of oscillation of RC phase shift oscillator.
( 10 Marks)
b. With a neat circuit diagram, explain the working of complementary class $B$ power amplifier.
(06 Marks)
c. The following distortion readings are available for a power amplifier. $\mathrm{D}_{2}=0.2, \mathrm{D}_{3}=0.02$, $\mathrm{D}_{4}=0.06$ with $\mathrm{I}_{1}=3.3 \mathrm{~A}$ and $\mathrm{R}_{\mathrm{C}}=4 \Omega$.
i) Calculate THD $\quad$ ii) Determine the fundamental power iii) calculate the total power
(04 Marks)

## OR

8 a. With a neat circuit diagram, explain the working of Hartley oscillator.
(06 Marks)
b. For a class B amplifier providing a 20 V peak signal to a $16 \Omega$ load and a power supply of $\mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V}$, determine the $\mathrm{i} / \mathrm{p}$ power, o/p power and efficiency.
(06 Marks)
c. Explain the classification of power amplifier based on Q - point.
(08 Marks)

## Module-5

9 a. Draw the circuit a fixed bias JFET amplifier and its equivalent circuit. Hence obtain the expression $\mathrm{Z}_{\mathrm{in}}, \mathrm{Z}_{0}$ and $\mathrm{A}_{\mathrm{v}}$.
(10 Marks)
b. A JFET has device parameter of $g_{m o}=10 \mathrm{~m} \mho$ and $I_{D S S}=12 \mathrm{~mA}$. When the device is suitably biased, the drain current was found to be 8 mA . Determine : i) $\mathrm{V}_{\mathrm{P}}$ ii) $\mathrm{g}_{\mathrm{m}}$ iii) $\mathrm{V}_{\mathrm{GS}} \quad$ ( 06 Marks)
c. Give the comparison of FET over BJT.
(04 Marks)

## OR

10 a. With a neat sketch, explain the construction and working principle of N-channel enhancement type MOSFET and also explain its static drain characteristics.
(10 Marks)
b. Obtain the expression for trans conductance $g_{m}$ of JFET.
(04 Marks)
c. For the voltage divider bias configuration shown in Fig Q10(c). Determine the value of $\mathrm{R}_{\mathrm{s}}$, if $\mathrm{V}_{\mathrm{D}}=12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{GSQ}}=-2 \mathrm{~V}$.


Fig Q10(c)
(06 Marks)

# Third Semester B.E. Degree Examination, Dec.2019/Jan. 2020 Analog Electronics Circuits 

Time: 3 hrs.

Max. Marks: 100

## Note: Answer any FIVE full questions, choosing ONE full question from each module.

## Module-1

1 a. Draw a double ended clipper circuit and explain the working principle with transfer characteristics.
b. Draw and explain the working of clamper circuit which clamps the positive peak of a signal to zero.
(10 Marks)

## OR

2 a. Derive the expression for stability factors $S^{\prime}$ and $S^{\prime \prime}$ for fixed bias circuit.
(08 Marks)
b. A voltage divider biased circuit has $R_{1}=39 \mathrm{~K} \Omega, \mathrm{R}_{2}=82 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{C}}=3.3 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{E}}=1 \mathrm{~K} \Omega$ and $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$. The silicon transistor used has $\beta=120$. Find Q -point and stability factor.
(07 Marks)
c. Explain the operation of transistor as switch with suitable circuit and necessary waveforms.
(05 Marks)

## Module-2

3 a. State and prove Millers theorem.
(06 Marks)
b. Compare the characteristics of $\mathrm{CB}, \mathrm{CE}$ and CC configurations.
(06 Marks)
c. For the collector feedback configuration having $\mathrm{R}_{\mathrm{F}}=180 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{C}}=2.7 \mathrm{~K} \Omega, \mathrm{C}_{1}=10 \mu \mathrm{~F}$, $\mathrm{C}_{2}=10 \mu \mathrm{~F}, \beta=200, \mathrm{r}_{0}=\infty \Omega$ and $\mathrm{V}_{\mathrm{CC}}=9$ volts. Determine the following parameters:
i) re
ii) $\mathrm{z}_{\mathrm{i}}$
iii) $z_{0}$
iv) $\mathrm{A}_{\mathrm{v}}$
(08 Marks)

## OR

4 a. Derive suitable expression to explain the effect of cascading of amplifiers on lower and upper cut off frequencies.
(08 Marks)
b. Derive equations for miller input capacitance and miller output capacitance.
(08 Marks)
c. A transistor in CE mode has h-parameters $\mathrm{h}_{\mathrm{ic}}=1.1 \mathrm{~K} \Omega, \mathrm{~h}_{\mathrm{re}}=2 \times 10^{-4}, \mathrm{~h}_{\mathrm{fc}}=100$ and $\mathrm{h}_{\mathrm{oc}}=25 \mu \mathrm{~A} / \mathrm{V}$. Determine the equivalent CB parameters.
(04 Marks)

## Module-3

5 a. Derive expression for Zi and Ai for a Darlington Emitter follower circuit.
( 10 Marks)
b. Explain the need of a cascading amplifier. Draw and explain the block diagram of two stage cascade amplifier.
(06 Marks)
c. Write a note on cascade amplifier.

OR
6 a. List the general characteristics of negative feedback amplifier.
(04 Marks)
b. A given amplifier arrangement has the following voltage gain $A V_{1}=10, A V_{2}=20$ and $\mathrm{AV}_{3}=40$. Calculate the overall voltage gain and determine the total voltage gain in dBS.
(08 Marks)
c. For the voltage series feedback amplifier. Derive an expression for output impedance (Resistance).
(08 Marks)

## Module-4

7 a. Show that maximum efficiency of class-B push pull amplifier (power amplifier) circuit is 78.54\%.
(08 Marks)
b. Explain the classification of power amplifier with a neat circuit diagram and waveforms.
(07 Marks)
c. A class-B push pull amplifier operating with $\mathrm{V}_{\mathrm{CC}}=25 \mathrm{~V}$ provides a 22 V peak signal to $8 \Omega$ load. Calculate the circuit efficiency and power dissipated per transistor.
(05 Marks)

## OR

8 a. Draw the circuit of wein bridge oscillator and explain its operation.
(10 Marks)
b. With a neat circuit diagram and waveform, explain the working principal of crystal oscillator operating in series resonant mode. A crystal has the following parameters $L=0.334 \mathrm{H}$, $\mathrm{C}=0.065 \mathrm{pF}$ and $\mathrm{R}=5.5 \mathrm{~K} \Omega$. Calculate its resonant frequency.
(10 Marks)

## Module-5

9 a. With the help of neat diagram, explain the working and characteristics of N-channel JFET.
( 10 Marks)
b. For a self bias JFET circuit, $V_{D D}=+12 \mathrm{~V}, \mathrm{R}_{\mathrm{D}}=2.2 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{S}}=1 \mathrm{~K} \Omega, \mathrm{I}_{\mathrm{DSS}}=8 \mathrm{~mA}$, $V_{P}=-4$ Volts. Determine the following parameters: i) $V_{G S}$ ii) $I_{D} \quad$ iii) $V_{D S} \quad$ iv) $V_{S}$ v) $V_{G} \quad$ vi) $V_{D}$
(10 Marks)

## OR

10 a. With neat sketches, explain the operation and characteristics of n-channel depletion type MOSFET.
( 10 Marks)
b. Derive expression for $\mathrm{V}_{\mathrm{GS}}, \mathrm{I}_{\mathrm{D}}, \mathrm{V}_{\mathrm{DS}}, \mathrm{V}_{\mathrm{D}}$ and $\mathrm{V}_{\mathrm{S}}$ for a voltage divider bias circuit using FET.
( 10 Marks)

## ADICHUNCHANAGIRI UNIVERSITY

18EC32
Third Semester BE Degree Examination January 2020
(CBCS Scheme)
Time: 3 Hours
Max Marks: 100 Marks

## Sub: ANALOG ELECTRONICS

Instructions: 1. Answer five full questions
2. Choose one full question from each module
3. Your answer should be specific to the questions asked
4. Write the same question numbers as they appear in this question paper
5. Write Legibly.

## Module -1

1 a Define h-parameter. Draw the h-parameter model of a CE configuration.
b Derive an expression for $\mathrm{I}_{\mathrm{B}}, \mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ for voltage divider bias using exact
10 M analysis.

Or
2 a Derive an expression for $\mathrm{Av}, \mathrm{Zi}, \mathrm{Zo}$ for Emitter follower using re model
b A voltage divider biased circuit has $\mathrm{Rc}=4 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{E}}=1.5 \mathrm{~K} \Omega, \mathrm{R}_{1}=39 \mathrm{~K} \Omega, \quad 10 \mathrm{M}$ $\mathrm{R} 2=3.9 \mathrm{~K} \Omega \mathrm{Vcc}=18 \mathrm{~V}$ and $\beta=70$. Find $\mathrm{Ic}, \mathrm{V}_{\mathrm{CE}}$.

## Module -2

3 a Explain high frequency response of FET amplifier and derive an expression for cut off frequencies defined by input and output circuits.
b Determine the lower cut off frequency for the FET amplifier using the following parameters $\mathrm{C}_{\mathrm{G}}=0.01 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{C}}=0.5 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{S}}=2 \mu \mathrm{~F}$ Rsig $=10 \mathrm{~K} \Omega$, $\mathrm{R}_{\mathrm{G}}=1 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{D}}=4.7 \mathrm{~K} \Omega, \mathrm{Rs}=1 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{L}}=2.2 \mathrm{~K} \Omega, \mathrm{I}_{\mathrm{DSS}}=8 \mathrm{~mA}, \mathrm{Vp}=-4 \mathrm{v}$ $\mathrm{r}_{\mathrm{d}=}=\Omega, \mathrm{V}_{\mathrm{DD}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{GSQ}}=-2 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=2 \mathrm{~mA}$

> Or

4 a Derive an expression for Zi and Zo , Av for self-bias configuration for 10 M JFET.
b The fixed-bias configuration of FET amplifier had an operating point
10 M defined by $\mathrm{V}_{\mathrm{GSQ}}=-2 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{DQ}}=5.625 \mathrm{~mA}$, with $\mathrm{I}_{\mathrm{DSS}}=10 \mathrm{~mA}$ and $\mathrm{VP}=-8 \mathrm{~V}$. The network is shown below with an applied signal Vi Yos $=40 \mu \mathrm{~S}$.


## Module -3

5 a
Explain CS amplifier with necessary circuit and equations with and without source resistance
b From small signal operation of an amplifier derive an expression for DC bias point, signal current in Drain terminal ( $i_{D}$ ), voltage gain and trans conductance

## Or

6
With neat diagram and small signal model of common drain amplifier
10 M prove that $\mathrm{Avo}=1, \mathrm{Gv}=1$
b Explain the different types of internal capacitances in MOSFET and explain the gate capacitive effect.

## Module -4

7 a For a voltage series feedback amplifier topology. obtain an expression for Av, Rif and Rof also explain the practical feedback circuit using voltage series feedback.
b with neat circuit diagram explain the working of series resonant crystal oscillator.A crystal oscillator has $\mathrm{L}=0.334 \mathrm{H}, \mathrm{C}=0.065 \mathrm{pF}, \mathrm{C}_{\mathrm{M}}=1 \mathrm{pF}, \mathrm{R}=5.5 \mathrm{~K} \Omega$ calculate its series and parallel resonating frequency.

Or
$8 \quad$ a What are tuned oscillators? Explain the two types of tuned oscillators. $\quad 10 \quad \mathrm{M}$ b Briefly explain Barkhausen criterion for oscillations and explain RC $\quad 10 \quad \mathrm{M}$ phase shift oscillator with necessary circuit and equations.

## Module -5

9 a Explain the working of class B push pull power amplifier. Derive an
10 M expression for its efficiency S T $\eta=78.4 \%$
b Derive an expression for second harmonic distortion in power amplifier using 3-point method.

Or
10 a With neat circuit diagram explain the operation of a series-fed class A $\quad 10 \quad \mathrm{M}$ power amplifier and prove that $\eta=25 \%$.
$\mathrm{b} \quad$ Briefly explain the series voltage regulator. Calculate the output $\quad 10 \quad \mathrm{M}$ voltage and the Zener current in the regulator circuit of Figure shown below for $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega$


